

Am7945


Subscriber Line Interface Circuit

DISTINCTIVE CHARACTERISTICS

- Programmable constant-current feed
- Current gain = 200
- Programmable loop-detect threshold
- **■** Low power Standby state
- Ground-key detector
- Tip Open state for ground-start lines
- -19 V to -56.5 V battery operation

- On-chip Thermal Management (TMG) feature
- Two-wire impedance set by single external impedance
- On-hook transmission
- On-chip ring relay driver and relay snubber circuit
- Ideal for low cost PABX and key telephone systems


BLOCK DIAGRAM



ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations						
Am7945	DC					
AIII7 945	JC					

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

Note:


^{*} Functionality of the device from 0°C to +70°C is guaranteed by production testing. Performance from –40°C to +85°C is guaranteed by characterization and periodic sampling of production units.

CONNECTION DIAGRAMS Top View

32-Pin PLCC



22-Pin Plastic DIP or 22-Pin Ceramic DIP



Notes:

- 1. Pin 1 is marked for orientation.
- 2. TP is a thermal conduction pin tied to substrate.
- 3. NC = No Connect

PIN DESCRIPTIONS

Pin Names	Туре	Description
AGND/DGND	Gnd	Analog and Digital ground.
A(TIP)	Output	Output of A(TIP) power amplifier.
BGND	Gnd	Battery (power) ground.
B(RING)	Output	Output of B(RING) power amplifier.
C3-C1	Input	Decoder. TTL compatible. C3 is MSB and C1 is LSB.
CAS	Capacitor	Anti-saturation pin for capacitor to filter reference voltage when operating in anti-saturation region.
DA	Input	Ring-trip negative. Negative input to ring-trip comparator.
DB	Input	Ring-trip positive. Positive input to ring-trip comparator.
DET	Output	Switchhook detector. When enabled, a logic Low indicates the selected detector is tripped. The detector is selected by the logic inputs (C3–C1, E1–E0). The output is open-collector with a built-in 15 k Ω pull-up resistor.
E0	Input	DET Enable. A logic High enables DET. A logic Low disables DET. (DET = Logic High). (PLCC only)
E1	Input	Ground-Key Enable. E1 = High connects the ground-key detector to DET. E1 = Low connects the off-hook or ring-trip detector to DET. (PLCC only)
HPA	Capacitor	High-Pass Filter Capacitor. A(TIP) side of high-pass filter capacitor.
HPB	Capacitor	High-Pass Filter Capacitor. B(RING) side of high-pass filter capacitor.
RD	Resistor	Detector resistor. Detector threshold set and filter pin.
RDC	Resistor	DC feed resistor. Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN). Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN). V _{RDC} is negative for normal polarity and positive for reverse polarity.
RINGOUT	Output	Ring Relay Driver. Open-collector driver with emitter internally connected to BGND.
RSN	Input	Receive Summing Node. The metallic current (AC and DC) between A(TIP) and B(RING) is equal to 200 times the current into this pin. The networks that program receive gain, two-wire impedance, and feed current all connect to this node.
TMG	_	Thermal management. A resistor connected from this pin to VBAT reduces the on-chip power dissipation in the normal polarity, Active state only. Refer to Table 2.
TP	Thermal	Thermal pin. Connection for heat dissipation. Internally connected to substrate (VBAT). Leave as open circuit or connected to VBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation
VBAT	Battery	Battery supply.
VCC	Power	+5 V power supply.
VEE	Power	−5 V power supply.
VTX	Output	Transmit Audio. This output is a unity gain version of the A(TIP) and B(RING) metallic voltage. VTX also sources the two-wire input impedance programming network.

ABSOLUTE MAXIMUM RATINGS

Storage temperature55°C to +150°C
With respect to AGND/DGND:
V _{CC}
$V_{\text{EE}}.$
V_{BAT}
Continuous +0.4 V to -70 V 10 ms +0.4 V to -75 V
BGND
A(TIP) or B(RING) with respect to BGND:
Continuous
Current from A(TIP) or B(RING) ±150 mA
Current from TMG 100 mA
Voltage on RINGOUT:
During transient BGND to +10 V During steady state BGND to +7 V
Current through relay drivers 60 mA
DA and DB inputs
Voltage on ring-trip inputs V _{BAT} to 0 V Current into ring-trip inputs ±10 mA
C3–C1, E0, E1 to AGND/DGND0.4 V to V _{CC} + 0.4 V
Maximum power dissipation, $T_A = 85$ °C No heat sink (See note):
In 22-pin ceramic DIP package1.2 W In 22-pin plastic DIP package1.0 W In 32-pin PLCC package1.4 W
Thermal data
In 22-pin ceramic DIP package50°C/W typ In 22-pin plastic DIP package56°C/W typ In 32-pin PLCC package43°C/W typ

Note: Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 165°C. The device should never be exposed to this temperature. Operation above 145°C junction temperature may degrade device reliability. See the SLIC Packaging Considerations for more information.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient temperature 0°C to +70°C
V _{CC}
V _{EE}
V _{BAT}
AGND/DGND
BGND with respect to AGND/DGND100 mV to +100 mV
Load resistance on VTX to GND 10 kΩ mi

The Operating Ranges define those limits over which the functionality of the device is guaranteed by production testing.

^{*} Functionality of the device from 0°C to +70°C is guaranteed by production testing. Performance from -40°C to +85°C is guaranteed by characterization and periodic sampling of production units.

ELECTRICAL CHARACTERISTICS

The Am7945 device is tested under the following conditions unless otherwise noted: BAT = -48 V, V_{CC} = +5 V, V_{EE} = -5 V, R_L = 900 Ω . The device is not tested in Polarity Reversal state.

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
Analog output (V _{TX}) impedance			3		Ω	
Analog output (V _{TX}) offset	0°C to +70°C -40°C to +85°C	-37 -40		+37 +40	mV	4
Analog (RSN) input impedance	300 Hz to 3.4 kHz		1	20	Ω	4
Longitudinal impedance at A or B				35	Ω	
Overload level	4-wire and 2-wire, Active state	-2.5		+2.5	Vpk	2a
	On hook, $R_{LAC} = 900 \Omega$, Active or OHT state	0.95			Vrms	2b
Transmission Performance						
2-wire return loss (See Test Circuit D)	200 to 3.4 kHz	26			dB	4, 8
Longitudinal Balance (2-Wire and	4-Wire, See Test Circuit C); $R_L = 740 \Omega$ a	t BAT = 4	48 V	•		
Longitudinal to metallic L-T, L-4 normal polarity	200 Hz to 1 kHz	52 50				4
	1 kHz to 3.4 kHz	52 50			dB	4
Longitudinal signal generation 4-L	300 Hz to 800 Hz, normal polarity	40				
Longitudinal current per pin	Active state and OHT state	20	27		mArms	
Insertion Loss (2- to 4-Wire and 4-	to 2-Wire, See Test Circuits A and B) BA	AT = -48	V, R _L = 9	00 Ω		
Gain accuracy	0 dBm, 1 kHz 0°C to +70°C -40°C to +85°C	-0.15 -0.20		+0.15 +0.20		4
Gain accuracy, OHT state	–10 dBm, On hook, R_{LAC} = 900 Ω	-1.0		+1.0		4
Variation with frequency	300 to 3.4 kHz, relative to 1 kHz 0°C to +70°C -40°C to +85°C	-0.10 -0.15		+0.10 +0.15	dB	4
Gain tracking	+7 dBm to -55 dBm, reference 0 dBm 0°C to +70°C -40°C to +85°C	-0.10 -0.15		+0.10 +0.15		4 4
Balance Return Signal (4- to 4-Wir	e, See Test Circuit B) BAT = -48 V, R _L = 9	900 Ω				
Gain accuracy	0 dBm, 1 kHz 0°C to +70°C -40°C to +85°C	-0.15 -0.20		+0.15 +0.20		3 4
Variation with frequency	300 to 3.4 kHz, relative to 1 kHz 0°C to +70°C -40°C to +85°C	-0.10 -0.15		+0.10 +0.15	dB	3 4
Gain tracking	+3 dBm to -55 dBm, reference 0 dBm 0°C to +70°C -40°C to +85°C	-0.10 -0.15		+0.10 +0.15		3, 4 4
Group delay	f = 1 kHz			4	μs	4, 8
Total Harmonic Distortion (2- to 4-	Wire or 4- to 2-Wire, See Test Circuits A	and B) E	BAT = -48	8 V, R _L =	900 Ω	
Harmonic distortion 300 Hz to 3.4 kHz	2-wire level = 0 dBm 2-wire level = +7 dBm		-64 -55	-50 -40	dB	

ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
Idle Channel Noise (2-Wire and 4-W	/ire)	•		•	•	
C-message weighted	2-wire, 0°C to +70°C -40°C to +85°C		+7 +7	+10 +12	dDrno	4
	4-wire, 0°C to +70°C -40°C to +85°C		+7 +7	+10 +12	dBrnc	4
Psophometric weighted	2-wire, 0°C to +70°C -40°C to +85°C		-83 -83	-78	dDmn	4
	4-wire, 0°C to +70°C -40°C to +85°C		-83 -83	-75	dBmp	4
Line Characteristics, Active State (See Figure 1)					
Short loops, Active state	BAT = -48 V , $R_{LDC} = 600 \Omega$	24.7		29.3		
Long loops, Active state	BAT = -48 V, R _{LDC} = 1.9 kΩ	17.5				
OHT state	BAT = -48 V, $R_{LDC} = 600 \Omega$	15.5		20.5		
Standby state	$I_{L} = \frac{ V_{BAT} - 3 V}{R_{L} + 1800}$ $T_{A} = 25^{\circ}C$	0.7I _L	IL	1.3I _L	mA	
	$R_L = 600 \Omega$, BAT = -48 V $T_A = 70^{\circ}$ C	15.0	17.4			
Loop current	Tip Open state, $R_L = 0 \Omega$			100	μΑ	
	Disconnect state, $R_L = 0 \Omega$			100	μΛ	
	Tip Open state, Bwire to GND	21	30	44		
	Tip Open state, Bwire = BAT + 6 V	20	30	45	mA	
I _L LIM (I _{TIP} + I _{RING})	Tip and ring shorted to GND		100	130		
Ground-start signaling (tip voltage)	Active state, R _{TIP} to –48 V = 7.0 k Ω R _{RING} to GND = 100 k Ω	-7.5	-5.0		V	
Open circuit voltage	Active and OHT state, BAT = −48 V	40.5	42.0			
Power Dissipation, BAT = -48 V						
On hook, Open Circuit state			25	100		
On hook, OHT state			120	210		
On hook, Active state	R_{TMG} = Open R_{TMG} = 1700 Ω		160 195	230 280	mW	
On hook, Standby state		35	100			
Off hook, OHT state	$R_L = 300 \Omega$, $R_{TMG} = \infty$, $BAT = -48 V$		735	1100		
Off hook, Active state	$\begin{aligned} R_L &= 300~\Omega, R_{TMG} = \infty, BAT = -48~V \\ R_L &= 300~\Omega, R_{TMG} = \infty \end{aligned}$		1.25 0.57	1.60 0.85	W	
Off hook, Standby state	$R_L = 600 \Omega, T_A = 25^{\circ}C$		0.68	1.0		


ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note	
Supply Currents, BAT = -48 V							
V _{CC} , On-hook supply current	Open Circuit state OHT state Standby state Active state		1.7 4.9 2.2 6.3	2.5 7.5 3.0 8.5			
V _{EE} , On-hook supply current	Open Circuit state OHT state Standby state Active state		0.7 2.0 0.77 2.1	2.0 3.5 2.0 5.0	mA		
V _{BAT} , On-hook supply current	Open Circuit state OHT state Standby state Active state		0.18 1.9 0.45 4.2	1.0 4.7 1.5 5.7			
Power-Supply Rejection Ratio (V _R	IPPLE = 50 mVrms), Active Normal State	•					
V _{CC}	50 Hz to 3.4 kHz	30	40				
V _{EE}	50 Hz to 3.4 kHz	28	35		dB	5	
V _{BAT}	50 Hz to 3.4 kHz	28	50				
Effective internal resistance	CAS pin to GND	85	170	255	kΩ	4	
RFI rejection	100 kHz to 30 MHz (See Figure E)			1.0	mVrms	4	
Off-Hook Detector							
Current threshold	$I_{DET} = \frac{375}{R_D}$	-12		+12	%		
Ground-Key Detector Thresholds	Active State, BAT = -48 V						
Ground-key resistance threshold	B(RING) to GND	2.0	5.0	10.0	kΩ		
Ground-key current threshold	B(RING) to GND		9		mA		
Ring-Trip Detector Input							
Bias current		-0.5	-0.05		μΑ		
Offset voltage	Source resistance = 2 $M\Omega$	-50	0	+50	mV	6	
Logic Inputs (C3-C1, E0, E1)							
Input High voltage		2.0			- V		
Input Low voltage				0.8]		
Input High current	All inputs except C3 and E1	-75		40			
	Input C3	-75		200	μΑ		
	Input E1	-75		45			
Input Low current		-0.4			mA		
Logic Output (DET)		•					
Output Low voltage	I _{OUT} = 0.8 mA			0.4			
Output High voltage	I _{OUT} = -0.1 mA	2.4			- V		

ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note	
Relay Driver Output (RINGOUT)							
On voltage	35 mA sink		+0.25	+0.4	V		
Off leakage	V _{OH} = +5 V			100	μA		
Zener breakover	100 μΑ	6	7.2		V		
Zener On voltage	30 mA		10		V		

RELAY DRIVER SCHEMATIC




SWITCHING CHARACTERISTICS (32-Pin PLCC only)


Symbol	Parameter	Test Conditions	Temperature Ranges	Min	Тур	Max	Unit	Note
	E1 Low to DET High (E0 = 1)		0°C to +70°C -40°C to +85°C			3.8 4.0		
tgkde	E1 Low to DET Low (E0 = 1)	Ground-Key Detect state R _I open, R _G connected	0°C to +70°C -40°C to +85°C			1.1 1.6		
tgkdd	E0 High to DET Low (E1 = 0)	(See Figure H)	0°C to +70°C -40°C to +85°C			1.1 1.6		
tgkd0	E0 Low to DET High (E1 = 0)		0°C to +70°C -40°C to +85°C			3.8 4.0		4
	E1 High to DET Low (E0 = 1)		0°C to +70°C -40°C to +85°C			1.2 1.7	μs	4
tshde	E1 High to DET High (E0 = 1)	Switchhook Detect state $R_L = 600 \Omega$, R_G open	0°C to +70°C -40°C to +85°C			3.8 4.0		
tshdd	E0 High to DET Low (E1 = 1)	(See Figure G)	0°C to +70°C -40°C to +85°C			1.1 1.6		
tshd0	E0 Low to DET High (E1 = 1)		0°C to +70°C -40°C to +85°C			3.8 4.0		

SWITCHING WAVEFORMS

E1 to DET



E0 to DET



Note:

All delays measured at 1.4 V level.

Notes:

- 1. Unless otherwise noted, test conditions are V_{CC} = +5 V, V_{EE} = -5 V, C_{HP} = 0.33 μ F, R_{DC1} = R_{DC2} = 9.26 $k\Omega$, C_{DC} = 0.33 μ F, R_D = 35.4 $k\Omega$, C_{CAS} = 0.33 μ F, no fuse resistors, BAT = -48 V, R_L = 900 Ω , and R_{TMG} = 1700 Ω .
- 2. a. Overload level is defined when THD = 1%.
 - b. Overload level is defined when THD = 1.5%
- 3. Balance return signal is the signal generated at V_{TX} by V_{RX} . This specification assumes the two-wire AC load impedance matches the programmed impedance.
- 4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
- 5. This parameter is tested at 1 kHz with a termination impedance of 900 Ω and an R_L of 600 Ω in production. Performance at other frequencies is guaranteed by characterization.
- 6. Tested with 0Ω source impedance. $2 M\Omega$ is specified for system design only.
- 7. Assumes the following Z_T networks:



8. Group delay can be considerably reduced by using a Z_T network such as that shown in Note 7 above. The network reduces the group delay to less than $2 \mu s$. The effect of group delay on the linecard performance may be compensated for by using the QSLACTM or DSLACTM device.

Table 1. SLIC Decoding

					DET Output			
State	С3	C2	C1	2-Wire Status	E1 = 1	E1 = 0		
0	0	0	0	Open Circuit	Ring trip	Ring trip		
1	0	0	1	Ringing	Ring trip	Ring trip		
2	0	1	0	Active	Loop detector	Ground key		
3	0	1	1	On-Hook TX (OHT)	Loop detector	Ground key		
4	1	0	0	Tip Open	Loop detector	Ground key		
5	1	0	1	Standby	Loop detector	Ground key		
6	1	1	0	Reserved				
7	1	1	1	Reserved				


Note:

E0 and E1 are internally pulled High in the 22-pin DIP package option. E0 High enables DET.

Table 2. User-Programmable Components

$Z_{\rm T} = 200(Z_{\rm 2WIN} - 2R_{\rm F})$	Z_T is connected between the VTX and RSN pins. The fuse resistors are R_{F} and $Z_{2\text{WIN}}$ is the desired 2-wire AC input impedance. When computing Z_T , the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account.
$Z_{RX} = \frac{Z_L}{G_{42L}} \bullet \frac{200 \bullet Z_T}{Z_T + 200(Z_L + 2 \bullet R_F)}$	Z_{RX} is connected from V_{RX} to $R_{SN}.\ Z_T$ is defined above, and G_{42L} is the desired receive gain.
$R_{DC1} + R_{DC2} = \frac{500}{I_{LOOP}}$ $C_{DC} = 1.5 \text{ ms} \bullet \frac{R_{DC1} + R_{DC2}}{R_{DC1} \bullet R_{DC2}}$	$R_{DC1},R_{DC2},$ and C_{DC} form the network connected to the RDC pin. R_{DC1} and R_{DC2} are approximately equal. I_{LOOP} is the desired loop current in the constant-current region.
$R_{\rm D} = \frac{375}{I_{\rm T}}, C_{\rm D} = \frac{0.5 \text{ ms}}{R_{\rm D}}$	$R_{\rm D}$ and $C_{\rm D}$ form the network connected from RD to -5 V and $I_{\rm T}$ is the threshold current between on hook and off hook.
$I_{OHT} = \frac{500 \text{ V} \bullet 0.66}{R_{DC1} + R_{DC2}}$	OHT loop current (constant-current region).
$C_{CAS} = \frac{1}{3.4 \cdot 10^5 \pi f_c}$	C_{CAS} is the regulator filter capacitor and f_{c} is the desired filter cutoff frequency.
Thermal Management Equations (Normal Active and Tip C	pen States)
$R_{\rm TMG} \ge \frac{\left V_{\rm BAT} \right - 6 \ V}{I_{\rm LOOP}}$	R_{TMG} is connected from T_{MG} to V_{BAT} and is used to limit power dissipation within the SLIC in Normal Active and Tip Open states only.
$P_{RTMG} = \frac{ V_{BAT} - 6 V - (I_L \bullet R_L)^2}{R_{TMG}}$	Power dissipated in the $T_{\mbox{\scriptsize MG}}$ resistor, $R_{\mbox{\scriptsize TMG}},$ during Active and Tip Open states.
$P_{SLIC} = V_{BAT} \bullet I_{L} - (P_{RTMG} - R_{L}(I_{L})^{2}) + 0.12 W$	Power dissipated in the SLIC while in Active and Tip Open states.

DC FEED CHARACTERISTICS



 $R_{DC1} + R_{DC2} = R_{DC} = 18.52 \text{ k}\Omega$

Active state
OHT state

Notes:

1. Constant-current region:

Active state: $I_L \, = \, \frac{500}{R_{\rm DC}}$

OHT state: $I_L \,=\, \frac{2}{3} \bullet \frac{500}{R_{DC}}$


2. Anti-sat (battery tracking) turn-on: $V_{AB} = 1.017 |V_{BAT}| - 10.7$

3. Open circuit voltage: $V_{AB} = 1.017 |V_{BAT}| - 6.3$

4. Anti-sat (battery tracking) region: $V_{AB} = 1.017 |V_{BAT}| - 6.3 - I_L \frac{R_{DC}}{120}$

a. V_A-V_B (V_{AB}) Voltage vs. Loop Current (Typical)


DC FEED CHARACTERISTICS (continued)



$$R_{DC1} + R_{DC2} = R_{DC} = 18.52 \text{ k}\Omega$$

$$V_{BAT} = -47.3 \text{ V}$$

b. Loop Current vs. Load Resistance (Typical)




Feed current programmed by R_{DC1} and R_{DC2}

c. Feed Programming


Figure 1. DC Feed Characteristics

TEST CIRCUITS



A. Two- to Four-Wire Insertion Loss

B. Four- to Two-Wire Insertion Loss and Balance Return Signal



S2 Open, S1 Closed

L-T Long. Bal. = $20 \log (V_{AB} / V_{L})$

L-4 Long. Bal. = 20 log (V_{TX} / V_L)

S2 Closed, S1 Open 4-L Long. Sig. Gen. = 20 log (V_L / V_{RX})


C. Longitudinal Balance

 Z_D is the desired impedance (e.g., the characteristic impedance of the line).


 $R_L = -20 \log (2 V_M / V_S)$

D. Two-Wire Return Loss Test Circuit

TEST CIRCUITS (continued)



E. RFI Test Circuit




F. Loop-Detector Switching

SLIC Products

G. Ground-Key Switching

TEST CIRCUITS (continued)



REVISION SUMMARY

Revision A to B

Minor changes were made to the data sheet style and format to conform to AMD standards.

Revision B to Revision C

- In Pin Description table, inserted/changed TP pin description to: "Thermal pin. Connection for heat dissipation.
 Internally connected to substrate (QBAT). Leave as open circuit or connected to QBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation."
- Minor changes were made to the data sheet style and format to conform to AMD standards.

Trademarks

Copyright © 1998 Advanced Micro Devices, All rights reserved.

AMD, the AMD logo and combinations thereof are trademarks of Advanced Micro Devices, Inc.

DSLAC and QSLAC are trademarks of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.